## **CLAIMS**

What is claimed is:

5

10

15

20

25

A method for erasing a semiconductor device comprising: 1. applying a voltage pulse at the source of the semiconductor device; and

applying a multiple step voltage pulse of the opposite polarity, said multiple voltage pulse having at least a first voltage pulse and a second voltage pulse, at the gate of the semiconductor device;

wherein said second voltage pulse is greater in magnitude than said first voltage pulse.

The method of claim 1, wherein the multiple step voltage pulse 2. comprises:

applying the first voltage pulse for a first time interval; and applying the second voltage pulse for a second time interval; wherein the first and second time intervals are substantially coincidental with applying the voltage pulse at the source of the semiconductor device

- 3. The method of claim 1, wherein the voltage pulse at the source of the semiconductor device is between about 4.0 V and about 6.0 V.
- The method of claim 1, wherein the voltage pulse at the source of the 4. semiconductor device is about 5.0 V.
  - The method of claim 1, wherein the voltage pulse further comprises 5. applying the voltage pulse for a third time interval.

PATENT

20

- 6. The method of claim 5, wherein the third time interval is between about 100 µsec and about 100 msec.
- 7. The method of claim 5, wherein the third time interval is about 500 5 μsec.
  - 8. The method of claim 1, wherein the first voltage pulse is between about -4.0 V and about -6.0 V.
- The method of claim 1, wherein the first voltage pulse is about -5.0 V. 10 9.
  - The method of claim 1, wherein the second voltage pulse is between 10. about -9.0 V and about -11.0 V.
- 15 11. The method of claim 1, wherein the second voltage pulse is about - 10.0 V.
  - 12. The method of claim 2, wherein the first time interval is between about 250 µsec and about 500 µsec.
  - 13. The method of claim 2, wherein the first time interval is about 300 μsec.
- The method of claim 2, wherein the second time interval is between 14. 25 about 100 µsec and about 300 µsec.
  - The method of claim 2, wherein the second time interval is about 200 15. μsec.
  - The method of claim 1, wherein the voltage pulse at the source of the semiconductor device further comprises:

Attorney Docket No. ALSCP003/B-6074

5

applying a third voltage pulse for a first time interval; and applying a substantially identical fourth voltage pulse for a second time interval;

wherein the first time interval and the second time interval are separated by a third time interval during which no voltage pulse is applied to the source of the semiconductor device.

The method of claim 16, wherein the third voltage pulse and the fourth 17. voltage pulse are about 5.0 V.

10

The method of claim 16, wherein the first time interval is substantially 18. identical to the second time interval.

15

19. The method of claim 16, wherein the first time interval and the second time interval are greater than the third time interval.

m

20. The method of claim 16, wherein the first time interval is between about 100 µsec and about 300 µsec, the second time interval is between about 10 usec and about 30 usec and the third time interval is between about 100 μsec and about 300 μsec.

20

The method of claim 16, wherein the first time interval is about 200 21. usec, the second time interval is about 20 usec and the third time interval is about 200 µsec.

25

The method of claim 16, wherein the multiple step pulse at the gate of 22. the semiconductor device comprises:

applying the first voltage pulse for a fourth time interval; and applying the second voltage pulse for a fifth time interval;

Attorney Docket No. ALSCP003/B-6074

10

20

25

wherein the first voltage pulse and the second voltage pulse are separated by a sixth time interval during which no voltage pulse is applied to the gate of the semiconductor device.

- 5 23. The method of claim 22, wherein the first voltage pulse is about -5.0 V and the second voltage pulse is about -10.0 V.
  - 24. The method of claim 22, wherein the fourth time interval is between about 100  $\mu$ sec and about 300  $\mu$ sec, the fifth time interval is between about 10  $\mu$ sec and about 30  $\mu$ sec and the sixth time interval is between about 100  $\mu$ sec and about 300  $\mu$ sec.
- 25. The method of claim 22, wherein the fourth time interval is about 200 μsec, the fifth time interval is about 20 μsec and the sixth time interval is
  15 about 200 μsec.
  - 26. A method for erasing a semiconductor device comprising:

    applying a constant positive voltage pulse for a first time interval at the source of the semiconductor device;

applying a first negative voltage pulse for a second time interval at the gate of the semiconductor device; and

applying a second negative voltage pulse for a third time interval at the gate of the semiconductor device;

wherein said second negative voltage pulse step is greater in magnitude than said first negative voltage pulse step.

- 27. The method of claim 22, wherein the constant positive voltage is about 5.0 V.
- 30 28. The method of claim 22, wherein the first negative voltage pulse is about -5.0 V and the second negative voltage pulse is about -10.0 V.

Attorney Docket No. ALSCP003/B-6074